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Abstract
Implementation of the data link layer in computer networks is important because
it can greatly affect the overall throughput of the network. Because the link layer is
where software and hardware meet, a variety of implementations exist with regard to
where the line is drawn between the software and the hardware. Each of these software
and hardware implementations have their own benefits and drawbacks. For example,
purely hardware implementations are inflexible, while software implementations are
slow, because they count on the host system to take care of all or some of the link layer
functionality, thus significantly reducing the network throughput.
This work proposes a new design in which benefits of both worlds will be
retained. In order to achieve this goal, the link layer has been divided into 2 sublayers.
The lower layer (L2-) which takes care of the real-time bit processing functions, and the
upper layer (L2+) which creates the connection and maintains the orderly flow of data.
Because the lower layer is common to all link layer protocols, it can be implemented in
hardware. On the other hand, the upper layer can be implemented as a microcontroller
or simple CPU with a downloadable memory as the controller. In this way any new
protocols, or modifications to existing protocols, can be downloaded into the EPROM.
The result is a fast flexible module, which peforms all of the link layer functionality
completely independent of the host.
The lower layer was completely designed in hardware and verified. For the
upper layer, as an example of a real world protocol, HDLC LAPB (the link layer
protocol ofX.25 packet switching networks) was implemented.
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1. Introduction
The transfer of data across the communications link must flow in a controlled
and orderly manner. Since communications links experience distortions (such as noise),
a method must be provided to deal with the periodic errors that occur. The data
communications system must provide each station on the link with the capability to send
data to another station, and the sending station must be assured that the data arrive
error-free at the receiving station. The sending and receiving stations must maintain
complete accountability for all traffic. In the event the data are distorted, the receiver
site must be able to direct the originator to resend the erroneous frame or correct the
errors.
Data link protocols, provide these services [1]. They manage the flow of data
across the communications path or link. Their functions are limited to the individual link.
That is to say, a link protocol is responsible only for the traffic between adjacent
nodes/stations on a line. Once the data are transmitted to the adjacent node and an
acknowledgment of the transmission is returned to the transmission site, the data link
protocol task is complete for that particular transmission.
The data link protocol provides the following functions:
• Synchronizing (logically, not physically) the sender and receiver through the use of
flag characters.
• Controlling the flow of data to prevent the sender from sending too fast.
• Detecting and recovering from errors between two points on the link.
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• Maintaining awareness of link conditions such as distinguishing between data and
control and determining the identity of the communications systems.
The data link layer rests above the physical layer in the OSI model. Generally,
the data link protocol is medium independent, and relies on the physical layer to deal
with the specific media (wire, radio, etc.) and the physical signals (electrical current,
laser, infrared, etc.).
Many different link protocols have been used by the data communications
industry [2]. In this work we have focused on a subset of these protocols that are the
most prevalent ones adopted in todays standards, namely the HDLC (High Level Data
Link Control) family. HDLC, is a family of data link protocols that are generally
characterized as being synchronous, bit-oriented protocols (as opposed to asynchronous
character-oriented or count-oriented protocols).
Synchronous data link protocols do not surround each character with start/stop
bits, but place a preamble and postamble bit pattern around the user data. These bit
patterns are usually called a flag. They are used to notify the receiver when user data are
"arriving" and when the last user data have "arrived". In order to avoid confusion, it
should be emphasized that data communications systems require two types of
synchronization (although these two might refer to the same concept in some places):
• At the physical layer: to keep the transmitter and receiver clocks synchronized.
• At the link level: to distinguish user data from flags and other control fields that exist
inside a packet.
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In section 2 we first provide an overview ofHDLC followed by a motivation for
this work. Section 3 covers the detailed description of the proposed design. In section 4
the results and conclusions of this work are outlined.
2. Background
Bit-oriented data link protocols were first developed in the '70s and are now
quite prevalent throughout the industry. They form the basis for most of the new link-
level systems in use today. Bit protocols do not rely on a specific code for line control.
Individual bits within an byte are set to effect control functions. In section 2-1 the
meaning of this concept will be further explained.
2.1. Overview ofHDLC
HDLC is a bit-oriented line protocol specification published by the International
Standards Organization as ISO 3309 and ISO 4335. The recommended standard
provides for many functions and covers a wide range of applications. It is frequently
used as a foundation for other protocols that use specific options in the HDLC
repertoire. It supports both half duplex and full duplex transmission; point-to-point and
multipoint configuration; and switched and non-switched channels.
An HDLC station is classified as one ofprimary station (which acts as a master
and transmits command frames to secondary stations), secondary station (which acts as
a slave to a primary station and only responds to commands received from the primary
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station), combined station (which transmits both commands and responses and receives
both commands and responses from another combined station). While the stations are
transferring data, they communicate in one of the following three modes of operation:
• Normal Response Mode (NRM)
• Asynchronous Response Mode (ARM)
• Asynchronous Balanced Mode (ABM)I
Normal response mode is used frequently on multipoint lines. A primary station
controls the link by issuing polls to the attached secondary station (usually terminals,
cluster controllers...).
The Asynchronous Response Mode is used very little today. It was used before
the concept of Combined Stations were introduced into HDLC. The difference with
NRM, is that both the Primary and Secondary station can initiate and terminate the
connection.
The Asynchronous Balanced Mode is the best choice on point-to-point links
since it incurs no overhead and delay in polling. It is by far the most prevalent mode
used today and the focus of our work. Hence we will explore it in more detail.
A balanced configuration consists of two combined stations connected point-to-
point only, half duplex or full duplex, switched or nonswitched. The combined stations
have equal status on the channel and may send unsolicited frames to each other. Each
station has equal responsibility for link control. Typically, a station uses a command in
I It should be noted here that the terms balanced and unbalanced have nothing to do with the electrical characteristics of the circuit. In
fact, as mentioned, data link protocols should not be aware of the physical circuit attributes. The two terms are used in a completely
different context at the physical and link levels.
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order to solicit a response from the other station. The other station can send it's own
command as well. Each combined station may initiate transmissions without receiving
prior permission from the other combined station.
Frame Format
HDLC uses the term frame to indicate the independent entity of data transmitted
across the link from one station to another. Figure 1 [1] shows the frame format. The
frame consists of four or five fields:
Flag fields (F)
Address field (A)
Control field (C)
Information field (1)
Frame check sequence field (FCS)
8 bits
8 or 16 bits
8 or 16 bits
variable length (byte oriented)
16 or 32 bits
All frames must start and end with the flag fields. The stations attached to the
data link are required to continuously monitor the link for the flag sequence. The flag
sequence consists of 01111110. Some other bit sequences are the abort sequence: at
least 7 consecutive 1s, but less than 15, and the idle sequence: 15 or more 1s.
HDLC is a code-transparent protocol. It does not rely on a specific code
(ASCII, EBCDIC, etc.) for the interpretation of line control. For example, bit position n
within a byte has a specific meaning, regardless of the other bits in the byte. On
occasion, a flaglike field, 01111110, may be inserted into the user data stream (I field)
by the application process. More frequently, the bit patterns in the other fields appear
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flaglike. To prevent "phony" flags from being inserted into the frame, the transmitter
inserts a 0 bit after it encounters 5 consecutive Is anywhere between the opening and
closing flag of the frame. Consequently, 0 insertion applies to the address, control,
information, and FCS fields. As the frame is stuffed, it is transmitted across the link to
the receiver.
The procedure to recover the frame in the receiver is a bit more involved. The
"framing" receiver logic can be summarized as follows: The receiver continuously
monitors the bit stream. After it receives a 0 bit with five continuous succeeding 1 bits, it
inspects the next bit. If this is a 0 bit, it pulls this bit out; in other words, it unstuffs the
bit. However, if the seventh bit is aI, the receiver inspects the eighth bit. If it is a 0, it
recognizes that a flag sequence of 01111110 has been received. If it is a 1, then it knows
an abort or idle signal has been received and counts the number of succeeding 1 bits to
take appropriate action.
In this manner, HDLC achieves code and data transparency. The protocol is not
concerned about any particular bit code inside the data stream. It's main concern is to
keep the flags unique..
The address (A) field (it should be noted that this address is different from the IP
and Ether addresses and is unique to HDLC) identifies the primary or secondary station
involved in the frame transmission or reception. A unique address is associated with
each station. In balanced configurations, a command frame contains the destination
station address and the response frame contains the sending station address.
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The control (C) field contains the commands, responses, and sequence numbers
used to maintain the data flow accountability of the link between the stations. The
format and the contents of the control field vary, depending on the use of the HDLC
frame.
The information (I) field contains the actual user data. The information field only
resides in the frame under the information frame format. It is usually not found in the
supervisory or unnumbered frame formats.
The frame check sequence (FCS) field is used to check for transmission errors
between the two data link stations. The FCS field is created by a cyclic redundancy
check described in the next section and summarized here. The transmitting station
performs a modulo 2 division (based on an established polynomial) on the A, C, and I
fields plus leading Os and appends the remainder as the FCS field. In tum, the receiving
station performs a division with the same polynomial on the A, C, I and FCS fields. If
the remainder equals a predetermined value, than chances are quite good the
transmission occurred without any errors. If the comparisons do not match, it indicates a
probable transmission error, in which case the receiving station sends a negative
acknowledgment, requiring a retransmission of the frame.
The Control Field
Let us return to a more detailed discussion of the control field (C) because it
determines how HDLC controls the communications process (see Figure 1). The control
field defines the function of the frame and therefore drives the logic to control the
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movement of the traffic between the receiving and sending stations. The field can be in
one of three formats, information transfer, supervisory, and unnumbered:
• The information transfer format frame is used to transmit end-user data between the
two devices. The information frame may also acknowledge the receipt ofdata from a
transmitting station. It also can perform certain other functions such as a poll
command.
• The supervisory format frame performs control functions such as the
acknowledgment of frames, the request for the retransmission of frames, and the
request for the temporary suspension of the transmission frames. The actual use of
the supervisory frame is dependent on the operational mode of the linle
• The unnumbered format is also used for control purposes. The frame is used to
perform link initialization, link disconnection, and other link control functio.ns. The
frame uses five bit positions, which allows up to 32 commands and 32 responses.
The actual format of HDLC determines how the control field is coded and used. The
simplest format is the information transfer format. The N(S) (send sequence) number
indicates the sequence number associated with a transmitted frame. The N(R) (receive
sequence) number indicates the number that is expected at the receiving site.
In the following sections, the other packet formats will be described in the
context that they are used.
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Flow Control and Accounting for Traffic
HDLC maintains accountability of the traffic and controls the flow of frames by
the use of state variables and sequence numbers. The transmitting site maintains a send
state variable (V(S)), which is the sequence number of the next frame to be transmitted.
The receiving site maintains a receive state variable (V(R)), which contains the number
that is expected to be in the sequence number of the next frame. V(S) is placed in the
send sequence field, N(S), in each frame transmitted, and afterwards it is incremented
(modulo 8).
Upon receiving the frame, the receiving site checks the send sequence number
with it's VCR). If the CRC passes and ifV(R)=N(S), it increments VCR) by one, places
the value in the receive sequence number field N(R), in an acknowledgment frame, and
sends it to the original transmitting site to complete the accountability for the
transmission.
Ifthe VCR) does not match the sending sequence number in the frame, an error
has occurred, and a reject with the receive sequence number N(R) containing the value
of VCR) is sent to the original transmitting site. This VCR) informs the transmitting
station of the next frame that it is expected to send. The transmitter must then reset it's
V(S) and retransmit the frame whose sequence number matches the value ofN(R).
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The PoU/Final Bit
The fifth bit position in the control field is called the PIF or poll/final bit. It is
only recognized when set to 1 and is used by both stations to provide a dialog with each
other:
• The primary station uses the P bit = 1 to solicit a status response from a secondary
station. The P bit signifies a poll.
• The secondary station responds to a P bit with data or a status frame, and with the F
bit =1.
The PIF bit is called the P bit when used by the primary station and the F bit when used
by the secondary station. Most versions of HDLC permit one P bit (awaiting an F bit
response) to be outstanding at any time on the lin1e Consequently, a P set to 1 can be
used as a checkpoint. That is, the P = 1 means, "Respond to me, because I want to
know your status."
How does a station know if a received frame with the fifth bit in the control field ,~
=1 is an For P bit? After all, it is in the same bit position in all frames. HDLC provides
an elegantly simple solution: The fifth bit is a P bit and the frame is a command if the
address field contains the address ofthe receiving station; it is an F bit and the frame is a
response if the address is that of the transmitting station.
This destination is quite important because a station may react quite differently to the
two types of frames. For example, a command (address of receiver, P=l) usually
requires the station to send back specific types of frames.
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2.2) Motivation
Three important goals ofa line protocol are (a) to obtain high throughput, (b) to
obtain fast response time, and (c) to minimize the logic required at the transmitting!
receiving sites to account for traffic. Throughout the years a lot of effort has gone into
developing protocols to achieve these goals and some have been standardized for
specific systems. The three most prevalent subsets of HDLC that are standardized, are
LAPB (Link Access Procedure Balanced) which for example is the link protocol in X.25
networks, and LAPD (Link Access Procedure, D Channel) which is the link protocol in
ISDN, and SDLC (Synchronous Data Link Control) which is IBM's version ofHDLC.
Different vendors have developed combined hardware/software solutions implementing
these standards trying to achieve the above three goals. Since the link layer is the layer in
the OSI network model where software and hardware meet, it is important to
understand some of the hardware vs. software tradeoffs existing in the implementation
of this layer.
Link Efficiency Considerations
Medium Length: Two parameters used in analyzing link performance are T, the
transmission rate of the link and D, the propagation delays between the stations on the
link (which is proportional to distance). The product ofT and D is an important factor in
the analysis.
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Of equal importance is the concept of medium length, which is the length of the
transmission channel described in bits. It describes the number of bits that can be on the
link between two stations at anyone specific time.
Window Size: Window size detennines how many frames can be transmitted by
the sender without receiving an acknowledge from the receiver. It is ~Iihportant to link
efficiency for the following reasons: A large window requires the receiver to reserve
more storage for the incoming frames, yet it also provides a means to keep the channel
active because the larger window allows a greater range of sequence numbers to be
used. More numbers simply reduce the possibility of a transmitting site having to close
it's transmit window, because it has used all it's send sequence number values. In
contrast, a small window size decreases the amount of memory required at the receiver
for the incoming frames. Yet, it also increases the possibility of a closed transmit
window.
Interestingly, a network that is busy or congested benefits from a small window
size[3], because with the REJ command (which is used in all HDLC subset protocols of
interest), lost frames and all succeeding frames are retransmitted. Obviously, a small
window size prohibits the number of frames that can be outstanding at anyone time, and
limits the frames that might be retransmitted.
Some systems have only one frame on the link at a time. A high-speed, short
distance network, such as a local area network, is an example.When a station begins a
transmission, the receiver detects it with very little delay. Therefore local networks
generally adopt a window size of 1. Satellite networks operate at the other extreme. Due
13
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to long propagation delay, satellite channels must have multiple frames on the link at the
same time; otherwise the link goes idle and it's efficiency decreases.
The minimum window size for a reject protocol (REJ) is defined as[4]:
Where II =local station's average I frame length, including flags, address field, control
field, and FCS field bits; I r = remote station's average I frame length, including flags,
address field, control field, and FCS field bits; M I = minimum modulus of sequence
number necessary to support continuous I frame transmission by the local station; SI =
local station's transmission speed (bit/s); Sr = remote station's transmission speed
(bit/s); ~ =time required by local station to process a received frame (seconds);
proc
(the equal sign in the numerator means that in deriving this formula, it has been assumed
that the processing time at the local and remote station are equal which is not obvious)
~/_ =propagation time from local to remote station (seconds); T,. =time required by
r .~
remote station to process frame (seconds); ~_I = propagation time from remote to local
station (seconds).
As mentioned earlier, most prevalent HDLC subsets favor small window sizes.
Having this in mind, if we look at this formula, we will see that if the propagation times
are very big, the processing times in the receiver and transmitter become insignificant.
On the other hand, with emerging network technologies (FDDI, 100BaseT, etc.), the
propagation delays are becoming smaller and smaller, and hence it is becoming more and
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more important to achieve smaller processing time in order to increase efficiency. With
the advances in VLSI, it is becoming common to integrate more and more functionality
into the hardware. This will obviously improve the throughput from a purely speedwise
point of view. But hardware implementations tend to have their own problems, most
notably "inflexibility". As new networking technologies are introduced, new protocols
come along with them. When a protocol engine is implemented completely in hardware,
it will be totally useless for the new protocol and a major part of the design cycle has to
be repeated. Also, a purely hardware HDLC engine can only support one of the subsets
ofHDLC hence limiting it's functionality. For example both Motorola [5] and AT&T[6]
have chipsets that support only LAPB and a separate one for LAPD.
If the functions performed in HDLC are considered, it can be seen that they can
be sub-divided into two sub-layers which from now on we will call L2- (the lower layer
in direct connection with the physical layer) and L2+ (the higher layer talking to the
network layer). The L2- functionality contains a significant amount of real-time bit
processing and renders itself very suitable for hardware implementation. Moreover, if
the line between L2- and L2+ is drawn in a correct place, all the functionality ofL2- will
be common between most HDLC subsets. Some vendors have tried to take advantage of
this idea. For example Intel [7] and Siemens [8] have chips that support this layer. The
problem with their implementation though, is that they leave the entire L2+ for the host
to take care of in software. This again will reduce efficiency. The reason being that many
of the functions of HDLC are time critical and not servicing them promptly will greatly
affect efficiency. A good example is transmitting a REJ frame in response to a corrupted
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frame. If the window size is 1, the transmitter will wait for the receiver's acknowledge
before sending any other frames. If the window size is bigger than one, the transmitter
will start transmitting frames after the corrupted frame until it receives a REJ frame from
the receiver and all frames since the corrupted frame are going to be retransmitted. In
any case, a prompt response from the receiver is highly desirable. But the host CPU is
not only in charge of all the upper network layers, it is responsible for the entire system
as well, and considering that most systems today do not have real-time operating
systems, it is practically impossible to make an accurate assumption as to when the link
layer processes will be serviced by the host.
The problem with the implementation of the Link Layer can be formulized now.
On one hand we want to take care of the HDLC functionality in hardware in order to
reduce the frame processing time of the transmitter and the receiver, and also to offload
the host CPU from the responsibility of the link layer (because of it's highly time critical
performance). On the other hand we want the system to be flexible in the sense that we
want to easily upgrade it for newer subsets of HDLC and also use it as an engine for
different HDLC subsets. The goal of this work is to propose an implementation that is
able to overcome this problem. Basically, the proposed design should be able to handle
the low level real-time bit processing in hardware, offload the host CPU entirely from
the link layer tasks, and also be able to support different HDLC protocols and be easily
upgraded to support new protocols in the future.
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3. Proposed Design
3-1) Overview
Based on the ideas and goals outlined in the previous section, we specify our
design as follows: The link layer (L2) is divided into two sub-layers (L2- and L2+). The
line between them is drawn such that L2- is common between all subsets ofHDLC. So,
L2- handles the real-time functions : packet limiting and delimiting (connecting and
stripping off flags from the beginning and end of packets), CRC error generating and
checking, and also zero bit stuffing and unstuffing. L2+ establishes the link layer point-
to-point connection, acknowledges the receipt of packets, checks sequence numbers,
and otherwise maintains the orderly flow ofdata. L2- is handled in hardware. In order to
be able to transmit and receive simultaneously, separate FIFOs and Finite State
Machines exist for the L2- receiver and the L2- transmitter. A block diagram of the
system can be seen in Figure 2. The FIFOs are used for synchronization between the
system clock and the network clocks (the RX and TX clocks, all these clocks are
independent). Consequently, a wide range selection of the system clock rate is available
independently of the network clock rate.
Transmission
First, let us assume that the L2+ function has some packets to transmit. It starts
writing the desired address, control and information field (if required) to the TX FIFO.
After it has finished writing the contents of the packet up to the CRC field (and without
the initiating and terminating flag fields), it signals the L2- transmitter to start
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transmitting. L2- does not care about the purpose or type of packet; to L2-, packets are
packets. So it starts by transmitting an opening flag. After that the zero insertion and
t*\ CRC calculation mechanisms are turned on and the packet portion of the frame
(exclusive of the FCS) is transmitted. Note that L2- sees the bits between the end of the
opening flag and the start of the FCS as just some data to be sent. The meaning of
the data is the province ofL2+. When the last bit ofdata provided by L2+ has been sent,
the FCS bits are transmitted followed by the terminating flag.
Reception
At the receive side, the L2- receiver starts off idling, looking at the incoming bit
stream on a bit-by-bit basis for the presence of a flag. If one is found, zero deletion and
CRC checking are enabled. While the data is being received, the receiver inspects the
data stream on a bit-by-bit basis for a closing flag. Meanwhile, every 8 valid data clocks
(meaning excluding the clocks that unstuffing is being performed), the data is being
written to the RX FIFO. After the closing flag is detected, the receiver checks the FCS
to insure the correctness of the received frame. If so it sends an interrupt to L2+
indicating a correct frame (correct from the point of view of L2-) has been received.
Otherwise, no interrupt is generated and the RX FIFO is cleared.
As you can see in Figure 2, L2+ is implemented as a simple CPU architecture
with a downloadable firmware ROM as the controller. The firmware can be a complete
specification of any of the HDLC subsets. This type of design achieves many of the
goals that we were pursuing.
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Namely, the real time bit processing is taken care of in hardware, the host CPU is
completely oftloaded with respect to the link layer tasks and the system can be upgraded
to support different existing or new HDLC subsets in the future.
DMA
The system should incorporate a DMA to facilitate the transfer of information
packet data between the host memory and HDLC engine FIFOs. The DMA should be
able to support large burst sizes to insure efficient use of the system bus. In this way we
can make a reasonable assumption that while the L2- receiver and transmitting are
working on one FIFO, the system has enough time to flush or fill the other buffer. Hence
a simple double buffering technique is enough for interfacing L2- and L2+. It should be
noted that if the FIFOs are mapped into memory, the CPU core can directly read and
write the data to and from the host memory. These kind of design considerations depend
on the detailed implementation of the L2+ layer.
BusIIF
The bus interface contains the host interrupt logics, the communication registers
for the host, and the bus arbitration logics required for the DMA bus transfers. This
module can be implemented as a gate array structure in order to be easily modifiable for
different bus structures.
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Host Interface Data Structure
The data structure in which the upper network layers communicate via, with the
data link layer, can affect the overall performance of the network system. It is important
to note that the length of the frames can vary for different protocols and even sometimes
for the same protocol at different states. Consequently, it is almost impossible to predict
the size of the frame being received or wanting to transmit, beforehand. That is why a
two level list structure like figure 3 would be suitable for this purpose [9]. The first level
is a chain of frame descriptors (FD). A frame descriptor represents one frame (or
packet), and contains control words such as an end status, a frame length, and pointers
to a data list. The second level list represents data bodies of one frame. Each frame is
divided into multiple frame buffers (FB). A FB contains a pointer to a valid data area
and a valid data length. In this way the area that packets are saved in memory can be
very efficiently used. Also if new data are to be added to an existing frame in the data
structure, a new FB is linked to the end of the FB list for that specific packet.
3.2) Detailed Description of the L2- Layer Design
As mentioned previously, L2- is the layer in direct contact with the physical
layer. It consists of the real-time functions : flag generation and detection, CRC
generating and checking, and zero bit stuffing and unstuffing. Because the system should
be able to transmit to and receive packets from the physical layer simultaneously,
separate hardware modules for the L2- receiver and L2- transmitter exist. In the
following sections we will explain in detail the design of these modules. It should be
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noted that all the following hardware circuits are synchronous clocked sequential
circuits. The input data is latched in on the falling edge of the clock, and output changes
and state changes occur on the rising edge of the clock, unless mentioned otherwise.
3.2.1) L2- Receiver
The block diagram of the L2- receiver can be seen in Figure 4. The input serial
data from the physical layer first enters the RX FSM (receiver finite state machine). This
state machine detects the starting and ending packet flags and strips them off. It also
performs the zero bit unstuffing and creates all the control signals for the L2- receiver
hardware. The output is still serial because it needs to go to the CRC checker which
works with serial data. The latency of this module is 8 data clocks because it wants to
make sure that only valid packet data (data between the starting and ending flags) is sent
to the subsequent modules. It should be noted that in order to reduce the complexity of
this module, some of the controlling signals between the S-to-P and the FIFO
(FIFO_WR) and the CRC checker and FIFO or L2+ (CRC_CORRECT and
CRC_INCORRECT) are created by their respective modules, not the FSM.
The serial output from the FSM goes to the CRC checker and the serial-to-
parallel (S-to-P) converter units. The serial-to-parallel converts the data to parallel and
writes it to the RX FIFO every 8 valid data clocks (HDLC is an octet aligned protocol).
There are two RX FIFOs. A multiplexer controls the FIFO which S-to-P is writing to
and another multiplexer controls which FIFO L2+ is reading from. In this way, while
L2- RX is filling one FIFO with incoming packet data, the previously filled FIFO is
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being read by L2+. When L2- finishes filling one of the FIFOs, it swaps the roles of the
FIFOs. The basic assumption made here, is that while L2- RX is filling one FIFO, L2+
will complete processing the other FIFO. For this reason, the "packet received" interrupt
from L2- to L2+, is given the highest priority in L2+. When the RX FSM is performing
a zero unstuffing, it sends a signal to the S-to-P which results in one clock cycle being
eaten by the S-to-P.
The CRC checker also receives the data in serial and performs the CRC check
on them. When a valid flag is detected, the FSM signals the CRC the start of a packet
(after 1 clock cycle) and consequently the CRC starts performing the CRC check on the
incoming data. Whenever the FSM is performing a zero unstuffing, it sends a signal to
the CRC checker which again results in 1 clock cycle being eaten in this unit. When the
FSM detects the closing flag of a packet, it sends an end of frame signal to the CRC
checker which causes it to write it's current result to it's output. Now this value is
compared to a predefined value. If it is correct, an interrupt is sent to the L2+ layer
indicating that a correct packet has been received. If the CRC result is not correct, not
only the interrupt is not sent, but the RX FIFO is also reset.
Also the receiver's clock is the network RX clock. As you can see it is an input
to the L2- RX. For this reason the FIFO is used to synchronize L2- and L2+ which are
working with different clocks. As you can see, the FIFO has no clock inputs. L2+ and
L2- access it synchronous with their own clocks, asynchronous with each other. Hence
the clocks can be chosen independently. In the following paragraphs, we describe the
individual blocks in more detail.
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RX Finite State Machine (RX FSM)
The state machine for the L2- receiver can be seen in Figure 5. When examining
this state diagram remember that the output arrows from the states occur at rising edges
of the clock (except at some exceptions that will be explained), and the inputs are
latched into the sequential circuits on the falling edges of clocks. As mentioned earlier,
the RX starts in an idle state. As long as it receives 1s, it remains in the idle state. When
it receives a 0 (possibility of a flag pattern), it starts counting the Is following the zero.
If it sees the flag pattern (01111110), it sets a register (firscflag) indicating that a
correct flag has been received and we are receiving a packet. If it sees more than 6
consecutive 1s, the pattern being received is either an abort signal (more than 7 1sand
less than 15), or an idle signal (15 or more Is). In either case a status register will be
filled with the relevant value (active, abort, idle) which can be read by L2+ if desired. If
5 consecutive 1s followed by a 0 is received, the RX machine realizes that it should
dispose the zero (0 unstuffing). But the problem that would arise here is that the CRC
checker and S-to-P, are also being clocked synchronously with the state machine. Now
if they are clocked with no valid new data from the state machine, they would interpret
one incorrect bit in their input. For this reason, both these modules (the CRC checker
and the S-to-P) have an input control bit. When this bit is zero, they are totally
insensitive to the clock (basically the clock is ANDed with this bit). So on the rising
edge of the clock that the FSM decides to perfonn an unstuffing operation, after a delay
(less than half the clock cycle), it sets it's output unstuff signal to O. On the rising edge
of the next clock (regardless of the input), again after a delay, it sets the unstuffsignal to
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1. As you can see in figure 4, the output unstuff signal of the FSM is connected to the
input control signal of the CRC checker and S-to-P. The net effect of this transition on
the unstuff signal is that the CRC checker and the S-to-P don't see one falling edge and
one rising edge on the clock. As if they completely miss one bit. And that is exactly what
we want.
It should be noted here that there are two asynchronous states here(meaning an
outward arrow from them does not happen on an clock edge). One is the firsCflag state
which is used to detect between the starting and ending flags. The other one is the
counting state. For counting states there is a design choice. We can use a number of
consecutive states (without counting). These will all be synchronous states. In hardware
they will be translated into flip-flops. The other choice is to use an asynchronous
counting state which will obviously translate into a counter in hardware. Generally
asynchronous states create the risk of race conditions which should be considered. In
this case the asynchronous states are very simple and you can clearly see they have no
race possibility. So choosing between a counter and a flip-flop comes down to hardware
complexity. So for the first counting sequence (5 Is), a sequence of states were used.
Because the alternative would be a 3 bit counter and a control logic to detect when the
counter has reached 5. But for the second counting sequence which might count up to
15 1s, a counting state was used.
A common practice in the HDLC protocol subsets is that when transmitting
consecutive flags (back to back frames), the ending 0 of one flag is shared with the
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starting 0 of the next flag. If you examine the state machine in figure 5, you will see that
this 0 sharing between consecutive flags can be detected with no difficulty.
The other part of the RX FSM can be seen in Figure 6. It is basically an 8 bit
shift register with a clear and control. It creates the required latency in the FSM. The
input to the shift register is the output of the FSM. It's output is the RX FSM module
output. As long as the "clear" signal is low, it does nothing. When a flag is detected
(firscflag goes high), after orie clock, "clear" goes high. The one clock delay is
necessary so that the data at the FSM output be valid. Then data starts shifting through
the shift register. Whenever the FSM has zero unstuffing, the shift register will skip one
high to low and one low to high transition of the clock. When the closing flag of the
packet is detected, exactly on the clock that the entire flag is in the register, and before it
starts shifting out, "clear" will go low again, thus resetting the register and stopping it's
operation until after the next starting flag has been received. Consequently, only the
flagless, zero unstuffed packet will be sent to the CRC checker and S-to-P.
The reason that the receiver is designed in such a way, is that it does not know
the size of the incoming packet. So until receiving the last bit of the flag pattern and
verifying that it is a flag, it does not know that the end of the frame has been reached.
CRC checker
Cyclic Redundancy Checks, are widely used for error detection in networks [10].
The most common use is for detecting errors on links and in this application the
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complete operation is performed using hardware. First we briefly discuss their theory
followed by the implementation for HDLC.
In discussing the way in which cyclic codes operate and in developing their
theory it is useful to work in a framework in which binary information is represented as
a polynomial. For example a message 101101 is represented by the polynomial
1+x 2 + x 3 +x5 • The polynomial is written low order to high order because it will be
transmitted serially, high order first, and we indicate signal flow as occurring from left to
right.
These polynomials obey the laws of algebra with the exception that addition is
modulo 2. Also the sign is immaterial i.e. -1 =+1 which makes subtraction and addition
equivalent. In this, as in ordinary algebra, every polynomial can be factored into prime
irreducible factors in only one way.
A cyclic code is defined in terms of a generator polynomial P(x) of degree n.
P(x), by operating on the polynomial defined by the k bits of a message to be
transmitted, generates a code polynomial which is divisible by P(x). The code
polynomial is transmitted instead of the original message.
The method used in practice has the advantage of resulting in a code polynomial.
defining a bit stream in which the high order bits are identical to the original k-bit
message and the low order bits are added check symbols. To encode a message
polynomial G(x) using a generator polynomial oforder n; we divide xnO(x) by P(x) and
add the remainder R(x) of the division to xnG(x) to form the code polynomial
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where Q(x) is the quotient. Since in modulo 2 arithmetic, addition and subtraction are
the same, we have the code polynomialF(x) defined as
F(x) =Q(x)p(x) =xnG(x)+ R(x)
The multiplication of G(x) by x n makes the first polynomial on the right-
handside have zero coefficients in the n low order terms while R(x) is of degree less than
n. Therefore the k highest order coefficients of F(x) are the same as those of the
polynomial G(x), which are the message symbols, the low order n coefficients are the
coefficients ofR(x), and these are the check symbols.
Error detection: An encoded message containing errors can be represented by
H(x) = F(x) + E(x)
where E(x) is a polynomial with non-zero terms in each erroneous position. With
modulo two addition F(x) + E(x) is the coded message with the erroneous bit positions
complemented.
If the received message H(x) is not divisible by P(x) then an error has occurred.
On the other hand if H(x) is divisible by P(x) it can mean one of two things, either that
E(x) = 0 or that E(x) itself is divisible by P(x). In either case we have no alternative but
to accept H(t) as containing the correct message. An error pattern E(x) is detectable if
and only if it is not divisible byP(x).
27
In choosing P(x) it is important to know the error pattern of the transmission
medium on which the error code is to be used. For example P(x) must be such that an
E(x) due to a burst error on telecommunication circuits is not divisible by P(x) for a
large proportion of these errors. Recommendation V41 of CCITT defines a generating
polynomial of order 16 suitable for use on communication lines. This results in a 16-bit
check pattern to be generated and transmitted with the message. The recommended
polynomial is of the form p(x) = 1+ x5 + X 12 + X 16 •
Implementation: Let us consider the senes of operations for coding a message
represented by G(x) using the generating polynomial P(x) of order n. G(x) is multiplied
by x n and the resulting polynomial is divided by P(x) to obtain the remainder. The
quotient of the division is not important.
The sequence of operations to obtain the remainder can be described as follows:
(a) The highest order bit of the divisor is aligned with the highest order non-zero bit
of the dividend and subtracted from it (the same as addition).
(b) Repeat the above, replacing the dividend by the result of the subtraction.
(c) Repeat step (b) until the difference is oflower degree than the divisor.
The final difference is the remainder.
The hardware to implement this algorithm is a feedback shift register and a
number of modulo 2 adders (which are the same as XOR gates). Please refer to figure
7. The number of shift register stages is the same as the order of the generating
polynomial (in our case 16). The shift register is initialized to all zeros and the dividend
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is shifted through from left to right, high order bit first. As the first 1 is shifted off
register 0, the divisor is subtracted by the following procedure:
(1) In the subtraction, the highest order term of the divisor always cancels the highest
order 1 of the dividend. As this is shifted off the end of the register, this part of the
subtraction is done automatically.
(2) Modulo 2 adders are placed so that when a 1 shifts off the end of the register the
divisor, excluding the high order bit which has been taken care of, is subtracted from the
contents of the shift register. The register then contains the difference, which is shifted
until another 1 comes off the end, and the process is repeated. This procedure continues
until the entire dividend has been shifted into the register.
The shift register then contains the remainder resulting from the division.
Check sequence in HDLC frame structure[11]: In HDLC the flag sequence indicates the
boundaries of a frame. If such a flag fails to be inserted between frames the RX FSM
will then interpret two frames as one. Furthermore the CRC shift register on receipt of
the first frame plus FCS will be all zeros if no error has occurred. This is the correct bit
pattern for starting the next division and the receiver will not detect the obliteration of
the flag separating the two frames. The initial frame format tests in L2+ may also be
satisfied as the address and control field of the first frame are correctly received. This
problem occurs because for correct reception the initial and final bit pattern in the shift
register is the same. To avoid this the coding of the polynomial check sequence is
modified in HDLC to make these different.
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The CCITT generating polynomial p(x) = 1+x5 +Xl2 + Xl6 is used to divide
15
x I6 G(X)+ x k L(x) where k is the order of G(x) and L(x) = Lxn • This extra term, in
n=O
modulo 2 arithmetic, inverts the 16 high-order bits of x16 G(X). It is also equivalent to
initializing the shift register to all 1s.
The transmitted bit pattern is the original message with the inverted remainder
appended to it. Expressed as a polynomial this is:
FR =x I6 G(X) + R(x) + L(x)
where the remainder R(x) is given by
Q(x)p(x) =x I6 G(X)+ x k L(x) +R(x)
On receipt, the following division is performed
[X 16FR + Xk+16 L(x)] / p(x)
which the non zero term will only be X16 L(x)/ p(x) (the other part of the numerator
will be divisible byP(x)). This is a constant polynomial always equal to
With this method both the receiver and transmitter invert the 16 high order bits and this
is implemented by initializing the shift registers to all 1s. The remainder itself is non-zero
and has the bit pattern (from low to high)
1 1 1 1 0 0 0 0 1 0 1 1 100 0
In this way HDLC insures that two frames concatenated with their correct FCS values
will not check as a whole. So the missing of a flag between frames is detected.
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At the very end of a frame, when the CRC checker receives an end of frame
signal from the FSM, it sends the contents of the shift register to another compare logic
which specifically checks to see whether the value in the shift regsiter is equal to the
value mentioned above. If they are equal, a "packet received" (CRC correct) interrupt is
generated to L2+. Otherwise a CRC incorrect is generated which in tum can be used by
L2+ for error correction if desired, and also no L2+ interrupt is generated.
The CRC also has a control input. When this signal is low, the hardware will not
see any incoming clock edges. This signal is used by the FSM to 'eat' clock cycles when
it needs to perform zero unstuffing.
Serial to Parallel (S-to-P)
As it's name implies, the S-to-P converts the serial output data from the FSM to
parallel bytes. After receiving a firsCflag signal from the FSM, every 8th valid data
clock, the S-to-P writes it's output to the FIFO. Because HDLC is an octet aligned
protocol, the packet length is always a multiple of 8 bits, consequently we will never
have partially filled bytes written to the FIFO. It's structure is a simple 8 bit long shift
register. On the falling edge of the clock, each element's input is written to it's internal
memory. On the rising edge, the internal memory contents are written to their outputs.
This kind of design is necessary when both the inputs and the states may change on
clock edges in order to avoid any possible race conditions.
The FIFO_WR signal is generated inside the S-to-P every 8 valid data clocks.
Along with that, the S-to-P creates a signal which decides to which FIFO it should write
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to (basically a multiplexer select). This signal is complemented every time the S-to-P
starts processing a new frame. The same signal's complement is used to select which
FIFO is going to be read by L2+.
It should be noted that just like the CRC checker, the S-to-P also has an input
control signal that lets the FSM 'eat' clock cycles when it needs to perform zero
unstuffing. When the control signal is low, the S-to-P doesn't see any edges on the input
clock.
FIFOs
As mentioned earlier, L2+ and L2- work with independent clocks. Hence there
should exist an interface that synchronizes them together. A FIFO is a very good choice.
Each time FIFO_WR goes low, the FIFO advances it's pointer and writes the contents
of it's input data bus to where the pointer points to. When FIFO_RD goes low, the
FIFO puts the contents of where the pointer is pointing to on the output data bus and
moves the pointer backward. If the pointer is pointing to the top of the FIFO (fifo is
empty) and FIFO_RD goes low, a FIFO_empty signal goes high. So after L2+ gets
interrupted by L2-, it starts reading the L2- FIFO until a FIFO_empty signal goes high.
The reason the system is designed like this is that L2+ doesn't know the size of an
incoming packet.
There are two FIFOs in each module providing a double buffering scheme. This
double buffering scheme allows back to back reception of frames. The assumption made
is that: while L2- is filling one FIFO, L2+ finishes processing the other FIFO. After L2-
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finishes the FIFO, it swaps the role of the FIFOs. In order for this assumption to be
reasonable : I) L2+ should respond to L2- interrupts real-time. In our case it is true
because L2+ is implemented inside our own system (offioaded from the host CPUO). 2)
The "packet received" interrupt should have a very high priority in L2+. This is also
accounted for by our implementation.
3.2.2) L2- Transmitter
The L2- transmitter is responsible for transmitting the packets sent to it by the
L2+ layer. It knows nothing about the data. It only generates a CRC sequence for it
while transmitting the sequence (after the starting flag). Concatenates it to the
sequence, puts a flag pattern in the end of the packet, and also performs zero stuffing on
the data while transmitting it serially to the physical layer. The control logic here is
simpler than the L2-, mainly because here we know when we are transmitting which
field, and also we know how big our packet is. A block diagram of the L2- transmitter
can be seen in figure 8.
The way L2+ and the L2- transmitter communicate is the following: whenever
L2+ wants to transmit a packet, it starts by writing the address field, control field and
information field (if any) of the packet into the TX FIFO (whichever one selected by the
multiplexer). When it's done, it will write the number ofbytes in the packet into a
relevant register in the L2- TX. Also it will set a status register equal to active. When
the transmitter sees the active status register, it swaps the FIFOs, and starts reading and
transmitting the packet from the FIFO (preceded and followed by a flag pattern).
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The idea ofdouble buffering here is very similar to the RX. The basic assumption
is that while L2+ is filling one FIFO, L2- has enough time to transmit the packet in the
other FIFO. The control for swapping the FIFOs is created in the FSM. In the following
sections, we will describe the different blocks inside the TX.
Finite State Machine (FSM)
The transmitter FSM is different from the receiver FSM in the sense that it is not
in the path of the actual data. It only creates the control signals for the other blocks.2
The state machine can be seen in figure 9.
As you can see in the figure, as long as the status register is idle, the machine
stays in an idle state (no packets to transmit). A soon as the status register changes to
active, the machine initializes some registers and sets multiplexer 2 so that the flag
generator can start transmitting the starting flag pattern (please refer to figure 8). For 8
clocks, the machine stays in this start-flag-tx state. On the ninth edge it changes the
selects on the multiplexers so that data flows from the correct FIFO, to the parallel to
serial P-to-S, through the zero bit insertion circuit and to the output. Also at the
beginning of this state, the CRC generator and serial to parallel circuits are also
activated. After the S-to-P is activated, on every 8th clock along with reading a byte
from the FIFO, it decrements the value of the no-of-bytes register by one. As long as the
value of this register is greater than 0, we remain in the packet-tx state. After all the
2 From a modularity point of view, this is a better design than the receiver. The reason the receiver was
not designed in such way, is that because of it's complexity, isolating the control FSM from the path of
serial data in the receiver would have added to hardware complexity.
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packet bytes are transmitted, multiplexer 1's select is changed such that the CRC output
will start sending data. For another 16 clocks (excluding the stuffed clocks) the machine
will remain in a CRC state. After that, multiplexer 2's select is set so that the flag
generator will start sending flags to the output. For exactly another 8 clock cycles (again
excluding the stuffed clocks), the machine will remain in this end-flag-tx state and
afterwards, it will return to the idle state until the status register is set to active by L2+
agam.
It should be noted that just like the RX FSM, there are a couple of
asynchronous counting states. For these states the design tradeoffs are exactly similar to
the design tradeoffs in the RX case. The main difference though between this FSM and
the RX FSM is that here, state transitions are only a function of number of clocks and
internal status registers, not input values (unless bit stuffing is required).
Flag Generator
For the implementation of the flag generator, again a finite state machine
approach was used. The state machine diagram can be seen in figure 10.
The system has a control signal that when low, stops the operation of the flag
generator. This signal is used by the TX FSM to synchronize the operation of the flag
generator with the TX. When this signal becomes high, the machine goes to an active
state. At each rising edge of the clock, the next flag bit is output until the end of the flag
is reached. At each falling edge of the clock, the machine samples the input reset signal.
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So on the next rising edge, if reset is zero, the machine returns to the inactive state,
otherwise it continues transmitting flags.
It can be seen that in this case, no asynchronous counting states were used due
to the fact that we are counting a fixed, small number of times (obviously this design
leads to less hardware than a 3 bit counter and comparison lo.gic). Hence all states are
synchronous states.
CRC generator
This circuit incorporates the exact same idea and implementation as the CRC
checker in the receiver. The only difference is that instead of writing the contents of the
shift register to another register, it starts transmitting the shift registers contents serially
after inverting them (please refer to the discussion in the CRC checker of the receiver).
Basically after the data has been shifted through the shift register, it will contain the
invert of what is needed to be concatenated to the signal. So it is inverted and
transmitted serially in the order shown in figure 11.
Zero Bit Insertion
This module basically performs the operation that we have generally referred to
as ''bit stuffing". It creates an output signal "stuff" which is ANDed with the network
TX elk to provide the transmission clock for the CRC and P-to-S circuits. In this
manner, when this circuit is performing the bit stuffing, it asserts the stuff signal a low
36
logic level, which will result m one clock cycle (negative and positive edge) be
effectively "eaten".
This circuit has also been implemented by a state machine approach (figure 12).
As long as the input reset is low, the machine stays in an inactive state. When reset
becomes high, the machine goes to an active state and starts monitoring the input bits.
Whenever it sees 5 consecutive 1s, on the next clock, it outputs a zero and asserts the
stuffsignal after a delay less than halfa clock cycle and goes to a stuff state. On the next
clock, depending on the input, it will send a 1 or a 0 to the output and disassert the stuff
signal after a delay less than half a clock cycle. This transition on the stuff signal hides
one positive to negative and one negative to positive edge of the clock from P-to-S and
the CRC generator. Hence while the zero bit insertion is inserting a zero in the data
stream, no data bits coming from the P-to-S will be lost.
It should be noted that because the operation of this machine is asynchronous
with the byte alignment of the packet (in contrast with the flag generator machine which
was synchronous), each state has to check the input status signal. Whenever the
machines samples this input signal as low on a falling edge of the clock, it will go to the
inactive state on the following rising edge of the clock, regardless of the input.
Also here again we do not have any asynchronous counting states because we
always count a fixed small number of times.
37
3.3) Detailed Description of the L2+ Layer Design
As an example of a complete implementation of a protocol on our proposed
system, here we develop the higher layers of a specific subset of HDLC, namely LAPB
(Link Access Procedure Balanced). LAPB is the link layer protocol for X.25 Packet
Switching networks. It is used extensively worldwide and is found in many vendor's
ports on a chip, with the X.25 network layer software.
In order to claritY the following discussions on LAPB, we first give an overview
of some of the HDLC commands and processes that are used in LAPB.
3.3.1)HDLC Commands and Responses
Table 1 shows the HDLC commands and responses used in LAPB, along with
the format of the control field for each one. They are briefly summarized here.
The Receive Ready (RR) is used by the primary or secondary station to indicate
that it is ready to receive an information frame and/or acknowledge previously received
frames by using the N(R) field. The primary station may also use the Receive Ready
command to poll a secondary station by setting the P bit to 1.
The Receive Not Ready (RNR) frame is used by the station to indicate a busy
condition. This informs the transmitting station that the receiving station is unable to
aeC'ept additional incoming data. The RNR frame may acknowledge previously
transmitted frames by using the N(R) field. The primary station may also ~se the Receive
Ready command to poll a secondary station by setting the P bit to 1.
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The Reject (REJ) is used to request the retransmission of frames starting with.
the frame numbered in the N(R) field. Frames numbered up to N(R)-l are all
acknowledged.
Table I HDLC LAPB control field formats
The Disconnect (DISC) places the secondary station in the disconnected mode.
This command is valuable for switched lines; the command provides a function similar to
hanging up a telephone. VA (Unnumbered Acknowledge) is the expected response.
The Disconnect Mode (DM) is transmitted from a secondary station to indicate it .
is in the disconnect mode (not operational).
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The Reject (REJ) is used to request the retransmission of frames starting with
the frame numbered in the N(R) field. Frames numbered up to N(R)-l are all
acknowledged.
Table I HDLC LAPB control field formats
Commands
RR
REJ
RNR
DISC
SABM
The Disconnect (DISC) places the secondary station in the discOlmected mode.
This conunand is valuable for switched lines; the command provides a function sinular to
hanging up a telephone. UA (Unnumbered Acknowledge) is the expected response.
The Disconnect Mode (DM) is transn'litted from a secondary station to indicate it
is in the disconnect mode (not operational).
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The Set Asynchronous Balanced Mode (SABM) sets mode to ABM, in which
stations are peers with each other. No polls are required since each station is a combined
station.
HDLC Timers
The vendors vary in how they implement link level timers in a product. HDLC
defines two timers, TI and T2. Most implementations use TI in some fashion. T2 is
used, but not as frequently as TI. The timers are used in the following manner:
• T I: A primary station issues a P bit and checks whether a response is received to
the P bit within a defined time. This function is controlled by the timer T I and is
called "wait for F" time out.
• T2: A station in the ARM mode that issues I frames ckecks whether
acknowledgements are received within a timer period. This function is controlled by
timer T2 and is called "wait for N(R)" time out.
..
Since ARM is not used much today, timer Tl is typically invoked to handle the
T2 functions.
3.3.2)Overview of LAPB
LAPB implements the HDLC protorol with the following refinements:
The LAPB link is setup by the user device (DTE) or the packet exchange device
(called DCE in the X.25 specification). The SABM command sets up the link. Either
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station may set up the link. Prior to link set-up, either station can send DISC to make
certain all traffic modes are cleared. If the link cannot be set up, DM must be returned.
X.25 requires the LAPB address field to designate the DTE as A and DCE as B
(where A = 11000000 and B = 1000000). As you can see, in order to sustain
compatibility between different HDLC subsets, we have not checked or generated the
packet address field at the L2- layer in hardware (which is easily implementable), rather
we have put the responsibility on the shoulder ofthe higher layer.
LAPB does not permit the transmitting of information in the response frames
(piggybacking). Basically we can never have an I frame with F = 1. This restriction
presents no problem since in asynchronous balanced mode, the information can be
transferred in command frames, and since both stations are combined stations, both can
transmit commands. Moreover, with LAPB, the sending of a command frame with the P
bit = 1 occurs when the station wants a "status" frame and not an information frame.
Consequently, the responding station is not expected to return an I field.
LAPB has specific procedures for the use of the PIF bit. The station, upon
receiving a SABM, DISC, Supervisory, or I frame with the P bit =1, must set the F bit
to 1 in the next response it transmits. The following conventions apply:
Frame Sent with P = 1
SABM, DISC
I (Information Transfer State)
I (Disconnected State)
Supervisory (RR, RNR, REJ)
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Response Required with F =1
UA,DM
RR, REJ, RNR, FRMR
DM
RR, REJ, RNR, FRMR
Like many comunications protocols, LAPB is state driven. While executing a
specific state, it (a) accepts certain types of frames for action; (b) rejects other frames
that are logically inconsistent with the state; and (c) ignores frames that have no bearing
on the state and the activities on the link.
3.3.3) LAPB Implementation
In order to implement HDLC LAPB, a process approach was used [12].
Basically, a group of processes happening in parallel, take care of creating the frames
and interfacing with L2- and the upper layers. The processes are the following:
• The main state machine
• The "Packet Received" interrupt service routine (ISR)
• The Transmit process
• The Timer TI process
• The Host process
In the following sections, we will describe each of these processes.
Main State Machine
Tables II through VI depict the main state diagram for LAPB. Each one consists
of 14 rows corresponding to 14 states. The columns represent the different kind of
inputs that the protocol might receive. Whenever the "Packet Received" ISR receives an
input from the L2- receiver, it sets the "inpucreceived" register, decodes the input, and
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puts a 5 bit value in the "inpuCval" register. A 5 bit value because we have 29 possible
inputs.
The table entries represent the output for that situation (if any) and a transition
to another state (if any). For example in the first table, if the protocol is in the
Disconnected state (S1), and receives an Information frame with the poll bit = 1, it will
send an unnumbered DM command to the other station with the F bit = 1, but it will
remain in the Disconnected state.
The tables have been divided based on the type of inputs received. The first two
columns in Table II correspond to Information frames with and without the poll bit set.
As it can be observed, there are no entries for Information frames with and without the
final bit set. This is because, as mentioned earlier, LAPB does not allow piggybacking
(transmitting information while acknowledging or responding to the initial sender). The
next 4 columns are commands sent by the local host (basically the upper layers of the
network). Start and stop are commands from the host to initiate or terminate a link
connection. The busy condition occurs either when the interfacing data structure
between the link layer and the higher layers becomes full of received packets without the
higher layers servicing them (this should be detected by the interface logic in the
protocol controller), or when for any reason, the higher layers signal the controller that
they are too busy to receive frames, or an operating system busy condition occurs
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• I FRA.\JE I FRUIE LOCAL LOCAL STATION BUSY
STATE
,
WITII "'/0 POLL START STOP BECo:\IES CONDITION
POLL CO;\nJMW CO,'L\lAND BUSY CLEAR
SI SABM DISC
DISCONNECTED DM,F=I --- TOS2 TO 84 X ---
S2
LINK SETUP
--- --- X X X ---
S3 FRMR, FRMR, SABM DISC
FRAME REJECT F=I F=O TOS2 TOS4 X ---
S4
DISCONNECT --- --- X X X ---
REOUEST
S5 SABM DISC RNR, F = P
INFORMATION RR,F= I * * TOS2 TOS4 TO S8 X
TRANSFER
S6 RR,F= I * * SABM DISC RNR, F= P
REJ FRAME TOS5 TO S5 TOS2 TO 84 TO S8 X
SENT
S7 DISC
WAITING RR,F= I RR,F=O SABM TOS4 RNR, F = P X
ACKNOWLEDGE- TOS2 TO SII
MENT
S8 SABM DISC * * J
STATION RNR,F= I RNR, F =0 TOS2 TOS4 X TO S5
BUSY
I
S9 SABM DISC RNR, F= P
I IREMOTE RR,F= I RR,F=O TOS2 TOS4 TO SIO XSTATION BUSY
SIO SABM DISC * * J
BOTH STATIONS RNR,F= I RNR,F=O TOS2 TOS4 X TO S9
BUSY
SII
WAITING ACK RNR,F= I RNR,F=O SABM DISC X * * J
AND TOS2 TOS4 TO S7
STATION BUSY
SI2
WAITING ACK RR,F= I RR,F=O SABM DISC RNR,F=P X
AND REMOTE TOS2 TOS4 TO SI3
STATION BUSY
SI3
WAITING ACK RNR,F=I RNR,F=O SABM DISC X * * J
AND BOTH TOS2 TOS4 TO S12
STATIONS BUSY
SI4
REJ FRAME SENT RR,F= I RR,F=O SABM DISC RNR, F= P X
AND REMOTE TO S9 TO S9 TOS2 TOS4 TO SIO
STAnON BUSY
Do nothing
X This event never occurs in this state
* * If I available then Tx I frame else Tx RR, F=O
* * J If the I field ofa correctly received frame has been discarded,due to busy status, then Tx REJ, F=O else Tx RR, F=O
Table II Information Frame and Local Host Commands
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RR
-
1m RE.' RE.' 1!.:'iIL ..._J!~!L__ ._=~_~L\jT=_~_~'-_--: __ ..'\]}:H
-
w/o WITII W/~~ ___~~T!L___ ...__ W/9__
POLL POLL POLL POLL ('01.1. 1'01.1.
SI
DISCONNECTED DM,F=I --- DM,F=I --- DM,F=I . ---
S2
LINK SETUP --- --- --- --- --- ---
S3 FRMR, FRMR, FRMR, FRMR, FRMR, FRMR,
FRAME REJECT F=I F=O F=I F=O F=I F=O
S4
IDISCONNECT --- --- --- --- --- ---REQUEST
S5 RR,F= I RR, F =0
INFORMATION RR,F= I ** RR,F= I * * TO S9 TO S9
TRANSFER
S6 RR, F = I RR, F =0
REJ FRAME RR,F= I * * RR,F= I ** TO SI4 TO SI4
SENT
S7
WAITING RR,F= I RR,F=Q RR,F= I RR,F=Q RR,F= I RR,F=Q
ACKNOWLEDGE- TO SI2 TO SI2
MENT
S8 RNR,F= I RNR,F=Q
STATION RNR,F= I *N RNR,F= I *N TO SIO TO SIQ
BUSY
S9 RR,F= I * * RR,F= I **
REMOTE TO S5 TO S5 TO S5 TO S5 RR,F= I RR,F=Q
STATION BUSY
SIO RNR,F-I *N RNR,F-I *N
IBOTH STATIONS TO S8 TO S8 TO S8 TO S8 RNR,F= I RNR,F=OBUSY
SII
WAITING ACK RNR,F= I RNR, F = 0 RNR,F= I RNR,F=O RNR,F= I RNR, F=O
AND TO SI3 TO SI3
STATION BUSY
SI2
WAITING ACK RR,F= I RR,F=Q RR,F= 1 RR,F=O RR,F= I RR,F=O
AND REMOTE TO S7 TO S7 TO S7 TO S7
STATION BUSY
SI3
WAITING ACK RNR,F= I RNR,F=O RNR,F= I RNR, F=O RNR,F= I RNR, F=O
AND BOTH TO SII TO SII TO SII TO SII
STATIONS BUSY
SI4
REJ FRAME SENT RR,F= I RR,F=O RR,F= I RR,F=O RR,F= I RR,F=O
AND REMOTE TO S6 TO S6 TO S6 TO S6
STATION BUSY
--- Do nothing
* * If I available then Tx I frame else Tx RR, F=O
* N If I available then Tx I frame else Tx RNR, F=O
Table III Supervisory Command Frames
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_ ~~ _ JU~_ RI{ RE.! I~E.!_ Ri'i'R ~ Ri'i'R
--------- - . -.-- -------- --------
_____~Ti\IE
- .
WITH \\"/0 WITH WtO _\y./TIL _ __ -')Y.~L____
FIi'i'AL F/:'\AL FI:\AL FINAL FINAL FINAL
SI
DISCONNECTED --- --- --- --- --- ---
S2
LINK SETUP --- --- --- --- --- ---
S3
FRAME REJECT
--- --- --- --- --- ---
S4
IDISCONNECT --- --- --- --- --- ---REQUEST
S5 (UNXF) (UNXF) (UNXF)
INFORMAnON SABM *** SABM *** SABM TO S9
TRANSFER TOS2 TOS2 TOS2
S6 (UNXF) (UNXF) (UNXF)
REJ FRAME SABM *** SABM * ** SABM TO SI4
SENT TOS2 TOS2 TOS2
S7
WAITING ** * --- ** * --- TOS9 TO SI2
ACKNOWLEDGE- TOSS TOSS
MENT
I
S8 (UNXF) (UNXF) (UNXF)
STATION SABM *** SABM *** SABM TO SIO
BUSY TOS2 TOS2 TOS2
S9 (UNXF) *** (UNXF) *** (UNXF)
REMOTE SABM TO S5 SABM TO S5 SABM ---
STATION BUSY TOS2 TOS2 TOS2
SIO (UNXF) *** (UNXF) * * * (UNXF)
BOTH STATIONS SABM TO S8 SABM TO S8 SABM ---
BUSY TOS2 TOS2 TOS2
Sil
WAITING ACK ** * --- * ** --- TOSIO TO SI3
AND TOS8 TOS8
STAnON BUSY
SI2
WAITING ACK * * * --- *** --- --- ---
AND REMOTE TOSS TO S7 TOSS TO S7 TOS9
STATION BUSY
SI3
WAITING ACK ** * --- *** --- --- ---
AND BOTH TO S8 TO SII TOS8 TO SII TO SIO
STATIONS BUSY
SI4 (UNXF) (UNXF) (UNXF)
REJ FRAME SENT SABM *** SABM *** SABM ---
AND REMOTE TOS2 TO S9 TOS2 TO S6 TOS2
STATION BUSY
Do nothing
* ** If I available then Tx I frame else do nothing
UNXF Unexpected F bit =I received
Table IV Supervisory Response Frames
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,SABj\) DISC U,\ WITH D:\I ; J)j\) i FRMR
- STATF.--··-·- "\\'ITH OR WITH OR OR W/O WITH ... --\V/o----- WITH OR-
-------.----- -;-'Vic)"rOll. i W/O POLl. FI~AJ. FINAL;· ·f."I;~~\i-··~--\VToFINi\i:-
SI UA,F=P SABM SABM
DISCONNECTED TO S5 DM,F=P --- TO S2 TO S2 ---
or S2 DM, F = P
LINK SETUP UA, F= P TO SI TO S5 TO SI --- ---
S3 UA,F= P UA, F= P SABM SABM SABM
FRAME REJECT TO S5 TO SI --- TO S2 TO S2 TO S2
S4 DM,F= P
DISCONNECT TO SI UA, F=P TO SI TO SI
--- ---
REQUEST
S5 UA, F = P SABM SABM SABM SABM
INFORMAnON UA, F= P TO SI TO S2 TO S2 TO S2 TO S2
TRANSFER
,
S6
I
UA,F= P UA,F= P SABM ~ SABM SABMREJ FRAME TO S5 TO SI TO S2 TO S2 TO S2 TO S2SENT
S7
WAITING UA,F= P UA, F=P SABM SABM SABM SABM
ACKNOWLEDGE- TO S5 TO SI TO S2 TO S2 TO S2 TO S2
MENT
S8 UA, F =P SABM SABM
I
SABM
I
SABM
STATION UA,F= P TO SI TO S2 TO S2 TO S2 TO S2
BUSY
S9 UA,F= P UA,F= P SABM SABM SABM SABM
REMOTE TO S5 TO SI TO S2 TO S2 TO S2 TO S2
STATION BUSY
SIO UA,F= P UA, F = P SABM SABM SABM SABM
BOTH STATIONS TO S8 TO SI TO S2 TO S2 TO S2 TO S2
BUSY
SII
WAITING ACK UA, F=P UA, F=P SABM SABM SABM SABM
AND TO S8 TO SI TO S2 TO S2 TO S2 TO S2
STATION BUSY
SI2
WAITING ACK UA, F=P UA, F=P SABM SABM SABM SABM
AND REMOTE TO S5 TO SI TO S2 TO S2 TO S2 TO S2
STATION BUSY
S13
WAITING ACK UA,F=P UA,F = P SABM SABM SABM SABM
AND BOTH TO S8 TO SI TO S2 TO S2 TO S2 TO S2
STATIONS BUSY
S14
REJ FRAME SENT UA,F=P UA,F=P SABM SABM SABM SABM
AND REMOTE TO S5 TO SI TO S2 TO S2 TO S2 TO S2
STATION BUSY
Table V Unnumbered Frames
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.. 1~1 :'\2=1'1 i'\S I:"VAJAIL '_1!:~ I!.ECQ~NIZE!L.=~-.=.Ir~\tF=· --., . EXPIRES IS SEQUE1\CE NR __FJ~\~!!L. ___
, EXCEEDED ERIWR RECEIVED , RECEIVED
SI
DISCONNECTED X X *DM *DM *DM
S2
LINK SETUP SABM TO SI --- --- ---
S3 SABM
FRAME REJECT FRMR TO S2 *FR *FR *FR
S4
DISCONNECT DISC TO SI --- --- ---
REQUEST
S5 RR,P= I SABM *J FRMR FRMR
INFORMATION TO S7 TO S2 TO S6 TO S3 TO S3
TRANSFER
S6 RR,P= I SABM IF P=J FRMR FRMR
REJ FRAME TO S7 TO S2 TxRR,F= I TO S3 TO S3
SENT
S7
WAITING RR,P= I SABM * J FRMR FRMR
ACKNOWLEDGE- TO S2 TO S3 TO S3
MENT
S8 RNR, P= I SABM FRMR FRMR
STATION TO SII TO S2 RNR,F=P TO S3 TO S3
BUSY
S9 RR,P= I SABM * J FRMR FRMR
REMOTE TO SI2 TO S2 TO SI4 TO S3 TO S3
STATION BUSY
SIO RR,P= I SABM FRMR FRMR
BOTH STATIONS TO SI3 TO S2 RNR,F=P TO S3 TO S3
BUSY
Sll
WAITING ACK RNR,P=I SABM RNR, F=P FRMR FRMR
AND TO S2 TO S3 TO S3
STAnON BUSY
S12
WAITING ACK RR,P= ! SABM *J FRMR FRMR
AND REMOTE TO S2 TO S3 TO S3
STATION BUSY
SI3
WAITING ACK RNR,P= I SABM RNR, F=P FRMR FRMR
AND BOTH TO S2 TO S3 TO S3
STATIONS BUSY
SI4
REJ FRAME SENT RR,P= I SABM IF P= I FRMR FRMR
AND REMOTE TO SI2 TO S2 TxRR,F= I TO S3 TO S3
STAnON BUSY
X This event does not occur in this state
* J If no REJ frame is outstanding then transmit REJ, F=P else if P=I then Tx RR, F=I else do nothing
*FR If P=! then Tx FRMR, F=l else if P=O then Tx FRMR, F=O else do nothing
*DM If P=I then transmit DM, F=I else do nothing
Table VI Protocol Processes and Miscellaneous Commands
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(the details of the host signals are implementation dependent, they are provided in the
protocol in order to add flexibility and enhance improvement for different situations).
Table III contains the Supervisory command frames. In the Supervisory control
field, if the fifth bit is set, it is a poll bit. If this table is compared with table IV which
contains the Supervisory response frames, it can be immediately observed that for
Supervisrory frames, the reaction of the state machine is dramatically different to
commands and responses. It should be noted here that when Supervisory or Information
frames are received, many state variables and processes might have to be set, reset or
updated (V(S), VCR), Tl ....). These are not shown in the state diagram because they are
not outputs of L2+. Please refer to the discussion on the other processes for the details.
Table V addresses the Unnumbered frames. For most of them it makes no
difference whether they are a command or a response.
Table VI is about the other processes going on in the system, and the inputs they
can create to the state machine. Timer Tl is a counter described previously (see section
3-2). When it expires, it sends an interrupt to the machine. At this time the
corresponding unacknowledged frame is retransmitted and a counter incremented. When V
a frame is retransmitted N2 times (without receiving an acknQ,.wledge), counter = N2,
another interrupt is generated and the station sends a SABM link setup command to the
other station and goes to the Link Setup state (unless it is already in the Link Setup state
which in this case it will go to the Disconnected state). The other three columns are
created by the the "Packet Received" ISR after inspecting the input frame. If the control
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field is unrecognizable, or if NR has out of range values, the input frame will be
discarded and a Frame reject (FRMR) sent to the sender. If we only have a sequence
error in NS, this probably means that the received packet is correct but some previous
packets are lost, hence a reject containing the number of the packet expected to be
received is transmitted to the other station.
"Packet Received" Interrupt Service Routine (ISR)
When a "Packet Received" interrupt is generated by the L2- receiver to L2+, it
means that a valid frame (as far as L2- can tell) has been received and is located in the
RX FIFO (in which of the two RX FIFOs the data resides doesn't matter in this stage,
beacuse L2- creates the interface logic for L2+ to read from the correct FIFO). So the
task of this ISR is to read the frame from the RX FIFO, decode it, set the correct value
of the "inpucval" register for the Main State Machine, and in the case of valid I
frames, read and send the data to the host data structure via the DMA and Bus lIP.
The flowchart of the Packet Received ISR can be seen in Figure 13. At the very
beginning, it sets the inpuCreceived register indicating to the Main State Machine that
data has been received. Afterwards, it reads the first byte (Address field) from the RX
FIFO. As mentioned earlier, LAPB allows only 2 address values. If the addess field isn't
equal to either one, it sets the input_val register to ''Unrecognized Frame Received" and
exits. If it is equal to one of them, based on that it decides whether it is a command or
response frame and sets the pCstatus register accordingly.
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It than reads the second byte of the frame (Control field). Here it faces three
possibilities : I frame, S frame, U frame. So it first checks the first two bits and if they're
both 1, it is a U frame (please refer to Table I). Otherwise, it is either an I or S frame,
and in any case it has an N(R). So it checks the last 3 bits which should be N(R). If the
value ofN(R) is bigger than the previously received N(R) (prev_NR) and smaller than
or equal to the. sequence number of the last transmitted frame, it is acceptable.
Otherwise inpuLval is set to "Invalid NR Received" and the process is exited.
In the case of a correct N(R), timer T1 is stopped. If N(R) is equal to the
sequence number of the last frame transmitted (V(S) - I), it means that all transmitted
frames have been acknowledged and there's no need to restart Tl. Otherwise TI is
started from zero and counter N2 is reset (because in this case we still have outstanding
I frames). Also because the transmitted frames need to be saved in the interface data
structure (so in case retransmission is required, they will be available), all saved frames
between prev_NR and NR will be set free from the data structure linked list, and
prev_NR is updated.
Next, the first bit of the control field is checked to decide between a Supervisory
and Information frame. Based on what kind of frame has been received, one of the
following will happen:
Unnumbered Frame: The 5 bits corresponding to the control bits are read
(please refer to Table I) and inpuLval set accordingly. If none of the acceptable LAPB
combinations are found, inpuLval is set to "Unrecognized Frame Received".
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Supervisory Frame: Based on bits 3 and 4, and the value in the pfstatus register
and bit 5, one of the possible command or responses is decoded. In the case of receiving
a REJ frame, V(S) and prev_NR should be set to the N(R) of the received frame so that
retransmission of the required frame can be restarted by this station.
Information Frame: First the sequence number (N(S)) of the received I frame is
checked. If it's not correct, inpuCval is set to ''NS Sequence Error". Otherwise VCR) is
incremented (modulo 8) so the next I frame is expected to be received next. It then
activates the DMA to read the information data and after setting input_val based on the
value ofbit 5, it exits.
Transmit Process
This process is used to interface L2+ with the L2- TX. The way it talks to L2+
IS that when the Main State Machine wants something transmitted, it sets a
transmiCenabled register. It also sets some flags (in whatever way easiest for the
specific implementation), as to whether it wants a U, I or neither (S) frame transmitted.
Please refer to the flowchart in Figure 14. As it can be seen, the Transmitter and the
Main State Machine communicate via a group of registers.
The Transmitter process starts by checking the transmiCenabled register. If it is
set, it means the Main State Machine has a frame to transmit, so this process continues.
Before starting transmitting, the transmitter process counts the number of outstanding
(unacknowledged) frames ( V(S) - 1 - prev_NR), if they are equal to the window_size
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(which is a 3 bit pre-settable parameter), it will not transmit anything. Otherwise it will
start transmitting.
First, based on the frame being a command or a response, the transmitter builds
the frame's address field and writes it to the correct TX FIFd.
Next, the transmitter is fed all the information required for building the control
field, from the Main State Machine, via the relevant registers. It then creates and writes
the control field to the TX FIFO. If it is transmitting an U frame, it's work is done. For
an S frame, it should put the transmitted N(R) (tran_NR) equal to V(R), and put it in the
control field. In the case of an I frame, in addition to all of this, it will update the
transmitted NS (tran_NS) equal to V(S), put it in the control field, and increment V(S)
by 1 (modulo 8). Then it will set the DMA to read the packet data from the interfacing
data structure (top of the linked list) and write it to the TX FIFO, and it will exit.
Timer Tl Process
The flowchart of the Timer TI process can be seen in Figure 15. Every time a
system clock is pulsed, if the TI_active register is set, and TI_value is bigger than
zero, it's value will be decremented and the process will exit. If TI_value is already
equal to zero, it will be initialized and the N2 counter will be incremented. IfN2 reaches
the maximum (which can be a pre-settable feature in the protocol controller), the timer
is stopped and inpuCval is set to ''N2=TI Is Exceeded". Ifnot, inpucvai is set to "TI
3 It should be noted that we are assuming that the Protocol Controller knows whether it is the DTE or
the DCE in the LAPB connection. This is the kind of information that the controller receives from the
upper layers or the host when it is being initialized at startup.
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Expires". If at the beginning, TI_active is not set, the process will exit without doing
anything.
Host Process
The host process is the interface between the host commands and the protoco1
controller4• When the host wants to issue a command, it can set a register, or write to
shared memory (depending on the specific implementation), and based on the values of
the registers (or variables), this process will set inpuCval accordingly.
Another issue worth mentioning, is that all L2+ processes are synchronous with
the host clock. So in order to avoid multiple processes trying to change inpucval at the
same time, a priority scheme can be incorporated in the implementation.
4 It should be noted that the overall interface between the host and the protocol controller is much more
comprehensive than this process, but it is not the focus of this work. Consequently, in this process, only
the relevant host to protocol commands are considered.
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4) Conclusion
The principal objective of this work was to implement an HDLC protocol
controller which would combine the positive aspects of hardware and software
implementations.
In conclusion, it is possible to have the benefits of both implementations by
dividing the link layer into two sublayers, where the lower layer is common throughout
all protocols and is implemented in hardware. Further, the system should have a CPU
core along with a downloadable ROM or FLASH controller. This work showed that
with such a configuration, a variety of HDLC subsets can be supported on the same
controller. Only the controller firmware for the upper sub-layer needs to be implemented
for each protocol.
Based on a review of current available implementations in industry, it is believed
that the proposed design achieves an overall superior hardware/software tradeoff A
continuation of this work would be to create a complete simulation of this system and
evaluate it's performance in a real network.
This work can be used as the basic idea for the implementation of a full blown
network controller chip. The interface to the host bus can be implemented as a gate
array in order to allow flexibility for different bus structures. The CPU and DMA can be
designed specifically for this system, if maximum efficiency is required. Otherwise,
standard cell design approaches will completely suffice to make the system functionally
correct.
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Rag Address Control Information FCS Flag
I~I N(RI Information formatN(SI I FII I
2 3 4- 5 6 7 a
or
I I
1 a SC I~I N(R) Supervisory format
I I
2 3 4- 5 6 7 a
or
I p I
1 1 UN I 7c I UN Unnumbered format
I Fl
1 2 3 4- 5 6 7 a
SC =Supervisory code
UN::z Unnumbered code
Figure 1. HDLC frame formats
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Figure 2. Block Diagram of Proposed HDLC Controller
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Frame Descriptor
Next FDP Frame Buffer Frame Buffer Frame Buffer
First FBP Next FBP Next FBP Next FBP
Last FBP VDP VDP VDP
VDL VDL VDL
Control
Frame Descriptor
Next FDP
First FBP
~-- ~--
Last FBP
Control
FDP: Frame Descriptor Pointer
FBP: Frame Buffer Pointer
VDP : Valid Data Pointer
VDL: Valid Data Length
Figure 3. Interface data structure between link layer and upper layers
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Figure 4. Block Diagram ofL2- Receiver
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unstuff = 0 after delay
Figure 5. L2- RX FSM (receiver finite state machine)
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Figure 6. Shift register inside the RX FSM module
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Figure 8. Block diagram of L2- transmitter
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Figure 9. Transmitter FSM
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Figure 10. Flag generator FSM
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transmit
Figure 11. CRC generator FSM
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stuff=O after delay
Note: In all states reset is checked first, if it is low, the machine will go to the Inactive state.
Figure 12. Zero Bit Insertion FSM
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I) inpuueceived=1
2) read first byte
TI_value =init
N2=O
TI ctive =1
I) prev_NR to NR
acknowledged
2)prev_NR =NR
inpuLval =28
inpuLval = 27
Figure 13a. Packet received ISR
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Read the required
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inpuLval =18no
inpuLval = 17
~~-? inpuLval=16 I ~_r
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yes
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Figure 13b. Packet Received ISR
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Figure 13c. Packet receivedolSR
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fifo_em
Figure 13d. Packet received ISR
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write S30ntrol
toTX FIFO
G~n--<o
.-
address =
11000000
write U30ntrol
toTXFIFO
tran~R=V(R)
write I30ntrol
to TX FIFO
J.ooE:-----j Ser DMA poin-
ters and activate
Figure 14. Transmit process
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address =
10000000
1) tran_NS =V(S)
2) V(S)++
3) tran_NR =V(R)
>-_-?~I 1) N2++
2) Tl_value =init
no
1) inpULTeceived =I
2) inpuCval =24
Figure 15. Timer Tl process
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yes
I) TI_active =0
2)N2=O
3) inpucreceived =1
4) inpucva1 =25
yes 1) inpuueceived =1
2) inpuLval = 20
1) inpuueceived = 1
2) inpueval =21
1) inpuLreceived =1
2) inpuLval =22
yes 1) inpuLreceived =1
2) inpuLval =23
yes
yes
no
Figure 16. Host Process
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